Abstract -The complexity of the system design is increasing very rapidly as the number of transistors on Integrated Circuits (IC) doubles as per Moore's law. There is big challenge of testing this comp lex VLSI circuit, in which whole system is integrated into a single chip called System on Ch ip (SOC). Cost of testing the SOC is also increasing with comp lexity. Cost modeling plays a vital role in reduction of test cost and time to market. This paper includes the cost modeling of the SOC Module testing which contains both analog and digital modules. The various test cost parameters and equations are considered fro m the prev ious work. The mathematical relations are developed for cost modeling to test the SOC further cost modeling equations are modeled in Graphical User Interface (GUI) in MATLA B, which can be used as a cost estimat ion tool. A case study is done to calculate the cost of the SOC testing due to Logic Built in Self Test (LBIST) and Memory Built in Self Test (MBIST). VLSI Test engineers can take the benefits of such cost estimat ion tools for test planning.
INTRODUCTION
The advancements in the fabricat ion techniques and equipments ma ke it possible to integrate hundreds of t hous ands o f t rans isto rs pass ive co mp on ents an d mu ltip le stand-alone VLSI designs on a single chip to h av e fu ll fu n ction ality fo r an app lication . With increasing co mputational demand fro m application side and deep sub micron semiconductor processing fro m technology side together make who le system into a single chip reality. The system knowledge and expert ise brin gs hard ware elemen ts such as p rocesso rs and controller along with the software co mponents to a Single chip solution and is called System on Chip. In general, SOC des ign inco rpo rates a p rog rammab le processor, on chip memory, audio and video controllers, mod ems , Int ernet -t uner, g raph ics con tro llers , DSP functions and accelerating functional units imp lemented in hardware. The required shift for SOC design depends o n two in d u s tria l tren d s : th e d ev elo p men t o f application-oriented IC integration platforms for rapid design of SOC devices and derivatives, and the wide av ailab ility o f reus ab le v irtual co mp on en ts. Th e performance of these systems reaches few g igahert z while the power consumption is of the order of milli Watts. After every three years, silicon comp lexity quadruples according to Moore's law. This comp lexity accounts for the increasing size o f cores and the shrinking geometry that makes it necessary to include mo re and more parameters in the design criterion. The design methodologies are imp roving day by day.
As SOC devices have grown from early discrete lu mped designs to high levels of integration. figure 1 gives the detailed form of SOC manufacturing to SOC testing To test system-ch ips adequately, test solutions need to be incorporated into individual cores and then the tests fro m indiv idual cores need to be scheduled and assembled into a chip level test strategy. Each type of core has different test requirements.
Increasing integration scales, densities, performances, functionality, and decreasing sizes and power consumption, becomes the reason for the increase in the price to pay for the complex designs. To compensate these raised expenditures, the cost roughly translates into spending production time for a new design, or hiring more skilled designers.
Time-to-market can often outweigh design prototyping and product costs commercial product. To study the economic impact o f delay of the product in ma rket. ATE [1] has developed a delay model as discussed below. Considering the real-life competitiveness, the later a product arrives in the ma rket, the lower are the revenues obtained fro m it.
Suppose the peak value of the market gro wth is P max and reached after time 'T'. The revenue loss due to delay D can be calculated as: Area of outer triangleArea of inner t riangle. Right time entry into market : Figure 2 : Consequences of time-to-ma rket [14] For Late entry
If the product arrives late in the market its life is short which results in high loss to the company.
As large number of parameters are merging to have more accuracy in co mplex designs, at the same t ime these design parameters are also forcing more co mplex testing parameters, wh ich make testing a tedious job to handle with low power and lo wer cost at higher speed II. RELATED WORK Many researchers have explored the idea and benefits of the cost of manufacturing tests in the past. Some of them are discussed here. I. D. Dear et.al. [4] The authors discussed the economics of test. The EVEREST test strategy planner tool, wh ich is used for the test planning. Andrew [5] developed a Semiconductor Test Economic Model that can easily be applied to lower the overall cost of test and improv ing throughput. It gives idea to the test engineers for better decisions on the issues related to: test time reduction, multisite testing, yield, handler index time, ATE Ut ilization, and ATE purchasing. Kenneth [6] g ives the estimated economic benefits of the DFT and also suggested that testability features should not be added to complex o r h igh volu me products. Abadir et al. [7] developed Hi-TEA , a MCM testing strategy selection tool, wh ich helps to select the cost effective test strategy for the mu lt i-chip module (MCM ). Their tool requires cost parameters such as die test cost and wafer yield, which are the parameters difficult to know in the early stages of design. Therefore, their tool may not be practical to predict a ch ip testing cost early. Karthik Sundararaman et. al [8] addresses the limitat ion of fault tolerance model by introducing the cost model fo r these by taking into account the reliability factor. Li-Rong Zheng [9] presents the review and analysis of cost performance trade-off system chip versus system on package. Methodology used is based on quantitatively analysis. Songjun Lee et. al [10] proposed the economic models to predict the total cost SOC development at the early design stage. Erik et.al [11] d iscussed the benefits and tradeoffs by applying the technical cost modeling on 4 applications. Sudarshan et al [12] proposed a correlation based signature analysis technique to sort out the limitations of measurement inaccuracies at wafer level testing. For this generic cost model is developed. Von-Kyoung Kim et. al. [18] proposed a test cost prediction model which estimates and optimize manufacturing test cost
III. COST M ODELING FOR SOC M ODULES TESTING
A system consisting of Digital and Analog IP's which are not identical are assumed in the present work. The proposed cost model consists of the main cost factors which are involved in the designing, manufacturing and testing of the system on ch ip. The cost includes the material, equip ment, labour cost (NRE) and time. The design phase also includes the DFT modules to test the system with less use of ATE as ATE needs deeper access of the internal pins of each blocks which is not possible due to the complexities of the chip. DFT We assume the system consist of n number of IP's which are not identical. The proposed cost model consists of the main cost factors which are involved in the designing, manufacturing and testing of the system on chip. The cost includes the material, equip ment, labor cost (NRE) and time. The design phase also includes the DFT modules to test the system with less use of ATE as ATE needs deeper access of the internal pins of each blocks which is not possible due to the complexit ies of the chip.
Design for Testability Modeling
DFT techniques required more t ime during the design phase. Cost models give the pre-estimat ion about the cost and time. As discussed in previous section SOC consumes large number of co mplex IP modules and these modules must be designed for reuse in d ifferent devices .The use of DFT for the testing of these IPs affects the testing cost. DFT total cost consists of the direct cost i.e. area, test generation, test time, design efforts, test automation and infrastructure cost and indirect cost (meeting performance, activity coverage cost, diagnostic support etc.) In SOC with DFT feature, the cost is additive to the normal IC test cost.
Testing cost is computed as [13] C_ test = C _ Fab + C _exess + C _ silicon ………………… ……3
Q wafer : unit cost of the wafer R wafer : wafer radius Β wafer percentage of wafer area that can be divided into dies A: area of the die Y: y ield o f the die Silicon overhead cost is calculated for ext ra area required for DFT circuits. if we want to find the difference with DFT and without DFT it can be calculated as 
�………………………8

Built in Self Test Modeling
BIST provides a potentially good solution to problems arising in SOC's i.e. when IP cores are available fro m the d ifferent vendor's for the SOC design and manufacturing. This includes core isolation, core access, test reuse, tester qualificat ion etc. In this [12] gives the modeling of Logic BIST. We have modeled these equations in terms of cost. Firstly if develop ment time is reduced due to LBIST, the Manpower cost is evaluated as [12] But it is not positive in ceasing of LBIST design. Cost due to area overhead can be calculated same as equation 3. BIST generates test patterns internally and Test some of the IP parts without ext ra pin in external circuits. So tester cost reduces to some extent and also the pin count and packaging cost also saves in this method. Test cost is calculated as : second in one year
Memory Built in Self Test Modeling
As we know that 90% of the chip area will be occupied by the memory as per International Technology Road map for Semiconductor 2009 [1] . So it clearly indicates that more testing is required for me mo ry, which also effects the cost of testing. Memory BIST plays an important ro le to control the test cost to some extent. The manpower cost is evaluated as [ Where; T tMBIST amount of time the memory tester T tLBIST amount of time the logic tester with MBIST C textMBIST : cost of memo ry external tester C tLBIST : logic tester
Production Testing Modeling
The main factor that affects the production testing is overall manufacturing test and test escape cost. The cost model allows the company to calibrate test processes to the risks of the product. The total production cost can be calculated fro m total manufacturing i.e. Cost of the testing the devices plus the cost of escape [11] = + ………………….……….….13
C omt : overall cost of manufacturing test C mt : the cost of the testing in manufacturing C test : cost of the test escape
Test cost is the expenditure during the test execution for the chip. Chip testing is classified into two categories: one is at the wafer level in which each die of the chip is tested with help of ATE and faulty dies are marked with red in k. This faulty d ie does not package to save the cost of package. Another type of testing is done after the package. Total cost of testing depends upon the number of IP's or functional blocks present in the SOC chip. The cost of ATE is added to another modules cost if they are p resented in the IP's.
ATE cost model As discussed in previous section DFT techniques for d igital circuits bring the parallelism into the testing, it reduces the requirement of the ATE but on the SOC both analog and digital blocks are tested at same t ime and it has been also proven its effectiveness in [15] . The cost model benefit of the multisite is discussed in the [5] . The total ATE cost can be calculated by equation given below. It also includes the depreciation cost of test cell. fig file) is designed and backend callback functions are called fro m GUI for each calculation. Develop ment of GUI and its lin k with the database are shown in figure 3 . In this, GUI has been created for mathematical equations where the numbers of input variables are set depending upon the equation and also property of every single component is set in the Property Inspector. A MATLA B code is generated by the callbacks of a particu lar push button. An event is created by clicking on push button for final result calcu lations, which causes the function of the button to be executed. A link is established between database which is created in excel file and GUI. Here designed GUI has been shown figure 4, includes the final cost result of the other GUIs which are designed differently for all the different aspects affecting the cost of SOC testing discussed above. It captures the results for the all subsections which includes the analog section, digital section with or without BIST and MBIST and other costs. That other cost results further include all the parameters wh ich are discussed. All d ifferent subsections in the each GUI calculate the required cost parameters for which they are designed. The final cost results of one section are the input to the other, for further calculat ion inter linkage of all GUIs is done.
V. CASE STUDY FOR COST MODELING OF SOC MODULES TESTING
The developed Graphic User Interface in MATLAB environment based on the Cost Models fro m the various papers are tested by considering a case study for three devices; Device A, Device B Device C. table includes the results of MBIST. Here changes are forced in the area of the chip, average cost per engineer, develop ment time in months, price of the memo ry test. These changes provide the change in cost of the product and overall benefits. These changes are observed satisfactorily on the designed frame wo rk.
Tab le 1, includes the verificat ion of LBIST cost models based design by considering the two cases; one for the model equations hav ing no effect o f LBIST parameters, and second is for LBSIT parameters into considerations. Then the effect of including LBIST is analyzed by providing the changes in number of gate counts, verification time for LBITS and without LBIST, and designer's skill levels. Based on this changes in overall revenue can be analyzed examined. Table 2 give the effects and benefit of area overhead due to BIST circuits cost , In table 3 the consequence on overall area called area overhead is computed. Effects of increased area due to the self testing on chip modules like LBIST and MBIST are analy zed and its changes in the final cost and benefits are seen.
VI. CONCLUSION
The cost of testing integrated circu its and systems is growing rapid ly as their co mplexity is increasing as per Moore's law. Cost modeling plays a very important role in reducing test cost and time to market, it also gives estimate of overall testing. The econo mic modeling for VLSI testing with ATE and DFT is proposed. . The mathematical equations for ATE, DFT, BIST, M BIST and SOC are modeled using MATLAB GUI interface, which will give the exact estimation fo r the testing cost during VLSI testing process. The Graphical interface is provided for the test engineers which will be helpfu l to save time in cost calculations. 
